|
B. Bellesia et al., “Short Circuit Tests: First Step of LHC Hardware Commissioning Completion”, in Proc. 11th European Particle Accelerator Conf. (EPAC'08), Genoa, Italy, Jun. 2008, paper MOPC103, pp. 304-306. |
|
A. Castaneda et al., “The Use of Software in Safety Critical Interlock Systems of the LHC”, in Proc. 11th European Particle Accelerator Conf. (EPAC'08), Genoa, Italy, Jun. 2008, paper THPC150, pp. 3342-3344. |
|
W. Venturini Delsolaro et al., “Performance of the Superconducting Corrector Magnet Circuits during the Commissioning of the LHC”, in Proc. 11th European Particle Accelerator Conf. (EPAC'08), Genoa, Italy, Jun. 2008, paper WEPD028, pp. 2470-2472. |
|
A. P. Verweij et al., “Performance of the Main Dipole Magnet Circuits of the LHC during Commissioning”, in Proc. 11th European Particle Accelerator Conf. (EPAC'08), Genoa, Italy, Jun. 2008, paper WEPD029, pp. 2473-2475. |
|
M. Zerlauth et al., “The LHC Post Mortem Analysis Framework”, in Proc. 12th Int. Conf. on Accelerator and Large Experimental Physics Control Systems (ICALEPCS'09), Kobe, Japan, Oct. 2009, paper TUP021, pp. 131-133. |
