|
W. Venturini Delsolaro et al., “Performance of the Superconducting Corrector Magnet Circuits during the Commissioning of the LHC”, in Proc. 11th European Particle Accelerator Conf. (EPAC'08), Genoa, Italy, Jun. 2008, paper WEPD028, pp. 2470-2472. |
|
A. P. Verweij et al., “Performance of the Main Dipole Magnet Circuits of the LHC during Commissioning”, in Proc. 11th European Particle Accelerator Conf. (EPAC'08), Genoa, Italy, Jun. 2008, paper WEPD029, pp. 2473-2475. |
|
A. Vergara-Fern?índez et al., “Software Applications for the Commissioning of the LHC Superconducting Circuits”, in Proc. 12th Int. Conf. on Accelerator and Large Experimental Physics Control Systems (ICALEPCS'09), Kobe, Japan, Oct. 2009, paper WEP018, pp. XX-XX. |
|
M. G. Giacchini, L. Antoniazzi, M. Montis, and A. Marqueta Barbero, “IFMIF EVEDA RFQ Local Control System to Power Tests”, in Proc. 14th Int. Conf. on Accelerator and Large Experimental Physics Control Systems (ICALEPCS'13), San Francisco, CA, USA, Oct. 2013, paper MOPPC016, pp. 89-92. |
|
A. Marqueta Barbero et al., “The Control Architecture of Large Scientific Facilities: ITER and LHC lessons for IFMIF”, in Proc. 14th Int. Conf. on Accelerator and Large Experimental Physics Control Systems (ICALEPCS'13), San Francisco, CA, USA, Oct. 2013, paper MOPPC101, pp. 344-347. |
|
A. Vergara-Fernandez et al., “The ITER Interlock System”, in Proc. 14th Int. Conf. on Accelerator and Large Experimental Physics Control Systems (ICALEPCS'13), San Francisco, CA, USA, Oct. 2013, paper TUCOCA02, pp. 910-913. |
|
A. Vergara-Fern?índez et al., “Information Management within the LHC Hardware Commissioning Project”, in Proc. 23rd Particle Accelerator Conf. (PAC'09), Vancouver, Canada, May 2009, paper FR5REP008, pp. 4791-4793. |
|
K. Nishiyama et al., “FPGA Utilization in the Accelerator Interlock System (About the MPS Development in the LIPAc)”, in Proc. 10th Int. Workshop on Personal Computers and Particle Accelerator Controls (PCaPAC'14), Karlsruhe, Germany, Oct. 2014, paper FPO019, pp. 201-203. |
