|
P. Bachek, G. Narayan, K. Mernick, M. Costanzo, and S. Mai, “Design of a standardized FPGA architecture for EIC common platform daughtercards”, in Proc. 20th International Conference on Accelerator and Large Experimental Control Systems (ICALEPCS'25), Chicago, IL, USA, Sep. 2025, pp. 213-216. |
|
J. Jamilkowski et al., “Electron Ion Collider project and control system updates for 2025”, in Proc. 20th International Conference on Accelerator and Large Experimental Control Systems (ICALEPCS'25), Chicago, IL, USA, Sep. 2025, pp. 216-222. |
|
D. Vassallo et al., “Modernizing FPGA development using the DESY FPGA firmware framework”, in Proc. 20th International Conference on Accelerator and Large Experimental Control Systems (ICALEPCS'25), Chicago, IL, USA, Sep. 2025, paper WEMG009, pp. 943-948. |
|
P. Bachek, J. Morris, and M. Costanzo, “Design of an upgraded analog signal digitizer to replace the MADC system at RHIC”, in Proc. 20th International Conference on Accelerator and Large Experimental Control Systems (ICALEPCS'25), Chicago, IL, USA, Sep. 2025, paper WEPD014, pp. 1064-1067. |
|
D. Vassallo et al., “Modernizing FPGA development using the DESY FPGA firmware framework”, presented at the 20th International Conference on Accelerator and Large Experimental Control Systems (ICALEPCS'25), Chicago, IL, USA, Sep. 2025, paper WEPD015, unpublished. |
