|
P. Bachek, G. Narayan, K. Mernick, M. Costanzo, and S. Mai, “Design of a standardized FPGA architecture for EIC common platform daughtercards”, in Proc. 20th International Conference on Accelerator and Large Experimental Control Systems (ICALEPCS'25), Chicago, IL, USA, Sep. 2025, pp. 213-216. |
