Warning
Some papers have malformed authors, please correct this before using these references.
Favourites
For Word
[n] B.Puccio, R.Schmidt., J.Wenninger, “Beam Interlocking Stragety between the LHC and its Injector”, in Proc. ICALEPCS'05, Geneva, Switzerland, Oct. 2005, paper P3_037.
[n] K. Gagnon, “Accelerator-based medical isotope production: An overview of emerging trends and novel initiatives”, in Proc. NAPAC'25, Sacramento, California, USA, Aug. 2025, pp. 643-646. doi:10.18429/JACoW-NAPAC2025-WEYD02
[n] A. Narayanan, “Third integer resonant extraction transit time simulation studies”, in Proc. NAPAC'25, Sacramento, California, USA, Aug. 2025, pp. 604-607. doi:10.18429/JACoW-NAPAC2025-TUP098
[n] M.Werner, M.Zerlauth, “A Fast Magnet Current Change Monitor for Machine Protection in HERA and the LHC”, in Proc. ICALEPCS'05, Geneva, Switzerland, Oct. 2005, paper P3_042.
[n] L. T. Hoff, “Experience with FPGA-based processor core as Front-end Computer”, in Proc. ICALEPCS'05, Geneva, Switzerland, Oct. 2005, paper P3_039.
For LaTeX
Use Complete Form
For BibTeX
References
- B.Puccio, R.Schmidt., J.Wenninger, “Beam Interlocking Stragety between the LHC and its Injector”, in Proc. 10th Int. Conf. on Accelerator and Large Experimental Physics Control Systems (ICALEPCS'05), Geneva, Switzerland, Oct. 2005, paper P3_037.
- K. Gagnon, “Accelerator-based medical isotope production: An overview of emerging trends and novel initiatives”, in Proc. 6th North American Particle Accelerator Conference (NAPAC'25), Sacramento, California, USA, Aug. 2025, pp. 643-646.
- A. Narayanan, “Third integer resonant extraction transit time simulation studies”, in Proc. 6th North American Particle Accelerator Conference (NAPAC'25), Sacramento, California, USA, Aug. 2025, pp. 604-607.
- M.Werner, M.Zerlauth, “A Fast Magnet Current Change Monitor for Machine Protection in HERA and the LHC”, in Proc. 10th Int. Conf. on Accelerator and Large Experimental Physics Control Systems (ICALEPCS'05), Geneva, Switzerland, Oct. 2005, paper P3_042.
- L. T. Hoff, “Experience with FPGA-based processor core as Front-end Computer”, in Proc. 10th Int. Conf. on Accelerator and Large Experimental Physics Control Systems (ICALEPCS'05), Geneva, Switzerland, Oct. 2005, paper P3_039.
Back to search