[n] K. P. Przygoda, J. Andryszczak, W. Jalmuzna, A. Napieralski, and T. Pozniak, “FPGA Implementation of Multichannel Detuning Computation for SC Linacs”, in Proc. EPAC'08, Genoa, Italy, Jun. 2008, paper TUPC145, pp. 1410-1412.
[n] W. Jalmuzna and A. Napieralski, “Performance of 24 Cavity Vector Sum Controller with Distributed Architecture”, in Proc. EPAC'08, Genoa, Italy, Jun. 2008, paper TUPC142, pp. 1401-1403.
Use Complete Form